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1Wafer Replacement Cluster Tool
• Platform for advanced R&D toward SAI 2015 Cost Goal 
– Crystal silicon PV at area costs closer to amorphous Si PV
– 15% efficiency
– Inexpensive substrate
– Moderate temperature processing (<800°C)
• Why silicon?
– Industrial and knowledge base
– Abundant and environmentally benign
– Market acceptance
– Good efficiency
• Why replace wafers?  
– Expensive
– High embedded energy content
– Use 50-100 times more silicon than needed
2Current process:    
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• 2 yr energy payback
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4Thick wafers not needed for c-Si PV
• Most current available at 20 µm effective thickness
• Over 30 mA attainable for 5-µm silicon with 5X light trapping
– absorbs like 25 µm silicon layer
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5• Substrate to 800°C
• 156-mm samples queue in vacuum
• Automated liquid-based oxide removal
– key last-minute step
• Doping control in separate chambers
– n-type
– p-type
• Research HWCVD
– 10-8 Torr vacuum, low impurity
– RTSE, RHEED, pyrometer, RGA
• Technology development HWCVD
– Develop new filament and heater designs
• Load Lock
• Vacuum Transfer Pod to other PDIL Tools
• Spare port for alternatives and collaborations
Tool and its capabilities
6Tool Alignment with Film c-Si Technology Roadmap
Wafer Replacement Tool
Scalable hot-wire (HWCVD) epitaxy
– 300 nm/min, 10 µm, with low dislocations
– Epitaxy on all orientations
Will enable us to evaluate seed layers
Will enable us to develop light-trapping at 6-inch 
scale
Will enable us to evaluate new substrates
Glass-compatible temperatures 600 - 700°C
Hot-wire hydrogenation possible, if needed
Technology development chamber and in-situ 
diagnostics
Roadmap
7Status and schedule
• Conceptual design (chambers) complete
• based on new test epitaxy chamber (1”)
• Detailed design work continuing
• Statement of work for RFQ in preparation
• Bids and vendor selection in FY08
• Delivery of robot and key chambers in FY09
8Partnerships anticipated
• Seed layer candidates
– semiconductor equipment companies
– display companies
– glass companies
– start-ups
– NREL R&D
– university and national labs
• PV ventures testing low-T epitaxy step
• Equipment vendors
– chamber to test HWCVD innovations
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PV Technology Road Maps
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